Arthur Rock investor and venture capitalist helped them find investors, while Max Palevsky was on the board from an early stage. Rock was not an employee, but he was an investor and was chairman of the board.
Here's an index of Tom's articles in Microprocessor Report. A few articles have free links. Microprocessor Report articles are also available in print issues. For more information, visit the MPR website.
Arteris Upgrades NoC for AI [Brief Item] Whereas human intelligence lives in neurons and synapses, artificial intelligence resides in transistors and wires.
Arteris IP helps engineers design the wires.
At the recent Linley Fall Processor Conference, the company announced several upgrades for its licensable network-on-a-chip NoC technology, including some AI features. Although the upgrades are useful for designing the interconnects on any chip, some features are particularly useful for processing deep neural networks DNNs.
For example, a new intelligent multicast feature enables a source such as a CPU to simultaneously broadcast the same data to multiple destinations such as memory-mapped coprocessors. In a multicore AI chip, it can distribute DNN-training weights and image-map updates to multiple cores at different memory addresses.
Your teenagers are safely home, but do you know where your cows are? Tracking farm animals is only one application for a low-power location device that employs a global navigation satellite system GNSS. Others include cargo logistics, smart-city infrastructure, remote patient monitors, and any mobile IoT client.
But conventional GNSS positioning may use too much energy for a small battery-powered tracking device. It's licensable intellectual property IP for chip designers that's based on previous Ensigma designs for Wi-Fi and Bluetooth.
At the recent Linley Fall Processor Conference, the company announced three new variants that omit some features to reduce cost and power. The LSA follows a new company strategy. Although NXP has always offered industrial processors and microcontrollers, networking was the main target for the high-performance QorIQ line.
More recently, the convergence of wired and wireless communications with industrial automation is opening new opportunities while the company's sales decline in the network-infrastructure market. The new trend is called "Industrial IoT" or "Industry 4.
Comparison of three embedded processors for industrial applications: This model accesses DRAM through external buffer chips, which provide industry-leading memory bandwidth and capacity for enterprise servers that handle large workloads. They provide less bandwidth but are better suited to lower-cost systems such as web servers that handle threads with modest memory requirements.
By offering Power9 products with both types of memory subsystems, IBM is targeting a wide range of servers with the same basic chip design. Power9 offers the best per-core performance of any server processor. SPECint benchmark comparison.
Comparison of high-end server processors: At the recent Xilinx Developer Forum, the company also replaced the Everest code-name with the official brand: Versal, a portmanteau of "versatile" and "universal.
Although we doubt other vendors will adopt that name, we agree these devices are full-fledged SoCs containing programmable logic, not just FPGAs with some SoC elements. Some Versal products will include the new software-programmable accelerators described at Hot Chips in August. Xilinx Versal SoC block diagram.
Although Fujitsu's product roadmap still shows a 7nm SPARC design in progress, the company's next-generation supercomputer switches to a custom bit Arm processor built in the same technology.
This powerful core chip will appear in the mammoth Post-K supercomputer scheduled to debut in The company has initial silicon samples of the chip and demonstrated a single-rack Post-K prototype at a supercomputer conference earlier this year. The company estimates Post-K will be about x faster than its predecessor, which contains 88, processors.
Fujitsu A64FX block diagram. Comparison of Fujitsu supercomputer processors: They upend the traditional orientation of FPGAs by surrounding the programmable gates with more of everything: At the recent Hot Chips conference, Xilinx focused on one new aspect: Xilinx Everest conceptual block diagram. Configuring the mesh as a data-flow graph.
The folks at AMD will sell you one anyway, just because And because Intel can't. Video editing, software development, and other compute-intensive tasks are the justification for these monster chips.Microchip Debuts Dual-Core DSC New dsPIC33CH Challenges Bit Digital Signal Controllers.
Microchip's new dsPIC33CH is an unusually capable bit digital signal controller (DSC) that combines the functions of a microcontroller and DSP. Intel Centrino in New Platform Strategy for Growth Case Solution,Intel Centrino in New Platform Strategy for Growth Case Analysis, Intel Centrino in New Platform Strategy for Growth Case Study Solution, Creating the necessary Intel Centrino, to .
Here's an index of Tom's articles in Microprocessor Report. All articles are online in HTML and PDF formats for paid subscribers. (A few articles have free links.) Microprocessor Report articles are also available in print issues. For more information, visit the MPR website.
HP needs weeks to ship additional TouchPads, according to a leaked email sent to customers. HP is prepping one last run for its defunct tablet. Creating Centrino required Intel to make major changes to its strategy and organization.
The development of Centrino was part of Intel's "right hand turn" toward increased performance measures, including improvements coming from increased power efficiencies and .
Intel Centrino in A New “Platform” Strategy for Growth Harvard Case Study Solution and HBR and HBS Case Analysis Clients Who Bought This Case Solution Also Bought: Interplay of Strategy and Finance at Intel: The Fab Location Decision (A).